

LOGIC VERIFICATION AND LOGIC CONE EXTRACTION TECHNIQUE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to logic verification techniques at the stage of designing logic circuits, and more particularly to a logic verification technique intended for logic circuits described in a CPU-executable programming language.

2. Description of the Related Art

LSI design automation/support techniques, developed to automate or support design tasks, are generally employed for designing LSIs or VLSIs. One typical process of VLSI designing processes which employ the LSI design automation/support technology is a top-down design process using various EDA (electronic design automation) tools. Top-down design of this type can be generally divided into system design, functional design, logic design and layout design from upstream to downstream steps. A description of the top-down design will be given below with reference to Fig. 1.

Preparation of system specification begins with description of LSI behaviors by treating the whole LSI as a system. The description is called a behavioral level

FQ5-607

2

description 12. The behavioral level description 12 is prepared, for example, in a natural language, HDL (hardware description language) such as VHDL or Verilog HDL or programming language such as C, C++ or Java. The behavioral level description 12 may also be prepared in other programming language such as SystemC or SpecC which incorporates additional features convenient for representing circuits in C or C++.

The behavioral level description 12 is next converted into an RT level (register transfer level) description 14 in behavioral synthesis phase. The RT level description 14 is normally written in HDL or a programming language. Heretofore, it has often been customary to manually perform the behavioral synthesis phase to generate an RTL description using an HDL (hardware description language).

Then, the RT level description 14 is automatically converted into a gate level description (gate level logic circuit: net list) 1D in logic synthesis phase. Layout design is conducted based on the net list thus generated followed by chip design.

Design verification, aimed at validating the design performed in the steps, is also important in LSI design. Design verification is comprised, for example, of equivalence verification which verifies whether the conversion in each synthesis phase is correct and

FQ5-607

3

specification verification which verifies whether each description correctly represents the LSI to be designed.

Simulation or formal verification has conventionally been employed for equivalence
5 verification.

Equivalence verification by simulation performs simulation by giving the same test patterns to two descriptions to be compared and examines whether the result equivalent to the desired one. Simulation is
10 performed using a dedicated simulator when the descriptions are represented in HDL as with the RT level description 14. On the other hand, when the descriptions are represented in a programming language as with the behavioral level description 12, simulation is performed
15 by converting the descriptions into a CPU-executable format (called object codes) with a compiler and then directly executing the obtained object codes 15 with the CPU.

Formal equivalence verification uses a
20 mathematical method to verify whether two combinational circuit logics are equivalent. Fig. 2 illustrates a block diagram showing the common configuration of a formal equivalence verification apparatus designed to verify equivalence between the RT level description 14
25 and the gate level description 1D.

Referring to Fig. 2, the RT level description is

FQ5-607

4

represented by reference numeral 14 and the gate level description by reference symbol 1D. Correspondence information is indicated by reference numeral 13 which describes a correspondence relation between signals to be compared at two levels. The signals to be compared are primary inputs, primary outputs, registers and other internal terminals specified by the designer. The signals are referred as the comparison signals. Logic cone extraction sections are represented by reference numeral 23, which extract logic cones respectively from the RT level description and the gate level description. A logic cone refers to a combinational circuit required to determine signal logic, which is represented by a Boolean expression. Extraction of logic cones is made by using a method such as that shown in Document 1: Malik, S. et al, "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment", Proceedings of IEEE International Conference on Computer-Aided Design, pp. 6-9, 1988. More specifically, a logic cone can be obtained by tracing the combinational circuit from a comparison signals to its input. Extracted logic cones are indicated respectively by reference symbols 1B and 1E. Logic cone comparison section are represented by reference numeral 24, which examine logical equivalence of Boolean expressions of the logic cones each corresponding comparison signals. The logic cone

FQ5-607

5

extraction section 24 determines that the RT level description 14 and the gate level description 1D are logically equivalent when the logic cones of all the corresponding comparison signals are logically equal, and produces the comparison result to the output device 3.

A formal equivalence verification apparatus for verifying equivalence between the RT level description 14 and the gate level description 1D, similar to Fig. 2, is also disclosed in Japanese Patent Application Unexamined Publication No. 8-22485.

Specification verification is also provided with a known technique, namely, property verification by using simulation or formal method, as with equivalence verification. Specification verification by simulation examines whether the circuit has the desired functionality by giving test patterns to the descriptions to be compared during simulation and analyzing the simulation result. Property verification by formal method statically and mathematically checks whether a given description meets desired properties. Formal property verification is referenced in Document 2: Edmund M. Clarke, et al. "Model Checking", pp61-74, The MIT Press, 1999. Fig. 3 illustrates a block diagram of configuration of a formal property verification apparatus designed to verify whether the ordinary RT

FQ5-607

6

level description 14 meets given properties.

Referring to Fig. 3, the RT level description is represented by reference numeral 14 while the properties to be met by the circuit are indicated by reference symbol 1C. The properties 1C include "no deadlock by the circuit" and "response returned within fixed cycles upon receipt of request signal". The logic cone extraction section 23 extracts logic cones 18 from the RT level description 14. Model checking section 25 enumerates a set of possible signal value combinations (called states). When the set of all possible states of the circuit is enumerated, the model checking section 25 checks whether the set meets the given properties.

Property verification by formal method does not need test data unlike simulation and is capable of completely verifying whether the given properties are met.

With growing scale of integration in recent years, LSIs to be comprised of several millions of gates, and faster verification is becoming critical in specification verification which verifies whether designed circuits have the intended functionality.

The common technique for specification verification is by simulation; however, simulation of the RT level description 14 is becoming more time-consuming

FQ5-607

7

as a result of larger scale of integration in circuits available today. In contrast, specification verification at behavioral level tends to be very abstract and fast. Additionally, simulation can be performed using a rich collection of libraries available in the programming language used. For this reason, it is common to represent the behavioral level description 12 in a programming language and convert it into the CPU-executable object code 15 by a compiler and directly execute the object code 15 by the CPU for fast simulation, as shown in Fig. 1. Further, the behavioral level description 12 represented in a programming language is automatically converted into the RT level description 14 by behavioral synthesis phase.

Tools used for such synthesis are in fact commonly comprised of software. However, such tools are not necessarily bug-free, and therefore verification is needed in each synthesis phase to verify whether synthesis has been properly performed.

The conventionally most popular verification in behavioral synthesis phase is simulation using test patterns; however, this simulation presented the following problems:

Simulation using test patterns naturally requires generation of test patterns, thus requiring time and costs for such a task. Moreover, the nature of synthesis

FQ5-607

8

which can be verified by simulation depends on test patterns, thus making it impossible to verify errors not considered in the test patterns. Consequently, there was a possibility that the conventional equivalence
5 verification by simulation could not yield a satisfactory result. Further, repetition of simulation at two levels, namely, behavioral level and RT level, runs counter to the object of introducing behavioral synthesis which is to ensure faster verification.

10 Other techniques under study for verification of the RT level description 14 against the behavioral level description 12 include formal verification of equivalence between the RT level description 14 and the behavioral level description 12.

15 An example of behavioral synthesis verification apparatus is described in Document 3: "Formal Methods in System Design, No. 16, pp. 59-91, 2000."

The behavioral synthesis verification apparatus described in the Document 3 outputs 1) formal
20 specification description, 2) correctness lemmas and 3) verification scripts for a theorem proving system called PVS, from a behavioral description, the RT level description and the correspondence relation which is a by product of behavioral synthesis. A correctness lemma
25 refers to a logic formula representing such conditions that, changes in values of pairs of comparison signals

FQ5-607

9

are the equivalent for all execution paths (state series) of behavioral description and RT level description respectively. In the Document 3, the execution paths are limited to those which does not include

5 branching/confluence structure. The correspondence relation mentions which pair of comparison signals are corresponding between the behavioral description and the RT level descriptions. The correspondence relation also mentions which pair of execution paths are corresponding

10 between the two descriptions. According to generated verification scripts, the PVS uses a symbolic term rewriting method along with the execution paths to generate functions, each of which represents a change in comparison signal along with the given execution path.

15 Then, the PVS examines whether the functions representing changes in signal values are equivalent for each pair of corresponding comparison signals and for each pair of corresponding execution paths. The PVS verifies equivalence between the behavioral description and the

20 RT level description by showing that the generated functions are equivalent for all pairs of corresponding comparison signals and for all pairs of corresponding execution paths.

Another example of behavioral synthesis

25 verification apparatus is described in Document 4: "International Conference on Computer Design, pp.

FQS-607

10

458-466, 1999."

The behavioral synthesis verification apparatus in the Document 4 is basically identical to the apparatus described in the Document 3. The apparatus described in the Document 4 does not restrict the execution paths to be basic block. The loops of the repetition structure (loops structure) of original behavioral description are unrolled until correspondence relations between the execution paths of the behavioral description and the ones of RT level description are found. The technique called symbolic simulation is employed rather than symbolic term rewriting to generate functions representing changes in signal values.

The prior art as described above has exclusively used the above method to verify equivalence between the behavioral level description 12 and the RT level description 14, and not much emphasis has been placed on verification of equivalence between the object code 15 compiled from the behavioral level description 12 and the RT level description 14.

For this reason, there has been a possibility that equivalence cannot be guaranteed between a result of execution of the object code 15 compiled from the behavioral level description 12 by the CPU and the execution result of operations of the actual circuit designed from the behavioral level description 12.

FQ5-607

11

Since meanings of languages can be changed by libraries linked during compiling in many programming languages, there is not necessarily a guarantee that the behavioral level description 12 and the object code 15 compiled from the behavioral level description 12 are equivalent. Additionally, since compilers, designed to convert the behavioral level description 12 into a CPU-executable format, are comprised of software, they are not necessarily free of bugs, occasionally causing the behavioral level description 12 to be unequivalent to the object code 15. If the behavioral level description 12 and the object code 15 are not equivalent, the RT level description 14, derived from the behavioral level description 12, is not equivalent to the object code 15, thus making it impossible to determine that the operations of the RT level description 14 are correct even if the operations of the object code 15 are found to be correct as a result of execution of this code. This can result in the designer erroneously proceeding with the next phase, namely, logic synthesis phase despite the fact that operational check has not been correctly performed in behavioral synthesis phase.

This is the reason why a logic verification system is desired which can guarantee equivalence between an execution result of the object code 15 compiled from the behavioral level description 12 and an execution result

FQ5-607

12

of operations of the circuit obtained from behavioral synthesis.

There are also demands for formal property verification on the behavioral level description 12. In this case, since formal property verification and simulation are complimentary to each other, it is preferable that operations executed by the CPU, that is, the object code 15 can be verified.

To implement these logic verification capabilities using logic cones, a technique is required which can extract logic cones from the CPU-executable object code since conventional logic cone extraction techniques, designed to extract logic cones from HDL or gate level descriptions, cannot be used.

15

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a logic verification system and method which can guarantee equivalence between an execution result of an behavioral level description by the CPU and an execution result of operations of a circuit obtained from behavioral synthesis by verifying equivalence between an object code compiled from the behavioral level description and an RT level description derived from the

FQ5-607

13

behavioral level description.

It is another object of the present invention to provide a formal property verification system and method applicable to operations obtained from execution of a behavioral level description by the CPU.

It is yet another object of the present invention to provide a logic cone extraction apparatus and method for extract logic cones from an object code.

According to the present invention, a first logic cone extraction section for extracting first logic cones from a machine-executable object code compiled from a behavioral level description written in a programming language is basic to a logic verification system. In the case where the present invention is applied to the logic verification of an RT level description against its behavioral description, the logic verification system further includes a second logic cone extraction section for extracting second logic cones from an RT level description; and a logic cone comparison section for comparing the first logic cones and the second logic cones to verify equivalence between the first and second logic cones. Here, the first logic cone extraction section may include a symbolic simulation section.

More specifically, a logic verification system according to a first aspect of the present invention, includes: a storage section for storing an object code

FQ5-607

14

compiled from an behavioral level description written in
a programming language, an RT level description generated
from the behavioral level description, correspondence
information which specifies information on pairs of
5 fragments of descriptions to be compared and which
specifies information on pairs of signals to be compared
for each description pair, and compile information
including mapping information between the behavioral
level description and the object code; a first logic cone
10 extraction section for extracting first logic cones each
for the behavioral signals and each for fragments of
behavioral description to be compared by searching a code
portion and the variables of the object code
corresponding to each fragments of behavioral
15 descriptions and each signals to be compared which are
specified by the correspondence information by
referencing the compile information, setting initial
symbol values in the variables, performing symbolic
simulation from the start to end points of the code
20 portion to produce symbol values when the symbolic
simulation ends, and using the symbol values as the first
logic cones of the variables; a second logic cone
extraction section for extracting second logic cones each
for the RT level signals for each fragments of RT level
25 description to be compared which are specified by the
correspondence information; and a logic cone comparison

FQ5-607

15

section for comparing the first logic cones and the second logic cones for each signals for each of fragments of the descriptions to be compared which are specified by the correspondence information.

5 A logic verification system according to a second aspect of the present invention, includes: a first logic cone extraction section for extracting first logic cones from a machine-executable object code compiled from an behavioral level description written in a programming
10 language; a storage section for storing properties to be met by the behavioral level description; and a model checking section for checking whether the object code meets the properties based on the first logic cones.

 A logic cone extraction apparatus according to the
15 present invention, includes: an input section for inputting an object code compiled from a program description, correspondence information which specifies logic cone extraction areas within the program
 description and signals to be extracted for each of the
20 logic cone extraction areas; and compile information including mapping information between the program description and the object code; a symbolic simulation section which, by referencing the compile information, searching a code portion and variables of the object code
25 corresponding to logic cone extraction areas and signals to be extracted which are specified by the correspondence

FQ5-607

16

information, sets initial symbol values in the variables,
and performs symbolic simulation from the start to end
points of the code portion; and an output section for
outputting symbol values which are obtained when the
5 symbolic simulation ends, as logic cones of the
variables.

According to the present invention, a first logic
cone extraction step of extracting first logic cones from
a machine-executable object code compiled from a
10 behavioral level description written in a programming
language is basic to a logic verification method. In the
case where the present invention is applied to the logic
verification of an RT level description against its
behavioral description, the logic verification method
15 further includes the steps of: extracting second logic
cones from an RT level description; and comparing the
first logic cones and the second logic cones to verify
equivalence between the first and second logic cones.
Here, the first logic cones may be extracted by performing
20 symbolic simulation.

More specifically, a logic verification method
according to a first aspect of the present invention,
includes the steps of: inputting an object code compiled
from an behavioral level description written in a
25 programming language, an RT level description generated
from the behavioral level description, correspondence

FQ5-607

17

information which specifies information on pairs of fragments of descriptions to be compared and which specifies information on pairs of signals to be compared for each description pair, and compile information including mapping information between the behavioral level description and the object code; searching a code portion and the variables of the object code corresponding to each fragments of behavioral descriptions and each signals to be compared which are specified by the correspondence information by referencing the compile information; setting initial symbol values in the variables; performing symbolic simulation from the start to end points of the code portion; determining first logic cones of the variables as symbol values when the symbolic simulation ends; extracting second logic cones each for the signals for each fragments of RT level description to be compared which are specified by the correspondence information; and comparing the first logic cones and the second logic cones for each signals for each of fragments of the descriptions to be compared which are specified by the correspondence information.

A logic verification method according to another aspect of the present invention, includes the steps of: extracting first logic cones from a machine-executable object code compiled from an behavioral level description

FQ5-607

18

written in a programming language; inputting properties to be met by the behavioral level description; and checking whether the object code meets the properties based on the first logic cones.

- 5 A logic cone extraction method according to a second aspect of the present invention, includes the steps of: inputting an object code compiled from a program description, correspondence information which specifies logic cone extraction areas within the program
- 10 description and signals to be extracted for each of the logic cone extraction areas, and compile information including mapping information between the program description and the object code; searching a code portion and variables of the object code corresponding to logic
- 15 cone extraction areas and signals to be extracted which are specified by the correspondence information by referencing the compile information; setting initial symbol values in the determined variables; performing symbolic simulation from the start to end points of the
- 20 determined code portion; and outputting symbol values which are obtained when the variable symbolic simulation ends, as logic cones of the variables.

- The logic verification system and method according to the first aspect of the present invention are capable
- 25 of verifying equivalence between an object code compiled from a behavioral level description written in a program

FQ5-607

19

description language and an RT level description by
extracting logic cones from the object code directly
executed by the CPU. This allows logic verification
which can guarantee equivalence between an execution
5 result of the behavioral level description by the CPU and
an execution result of operations of the circuit obtained
from behavioral synthesis.

The logic verification system and method according
to the second aspect of the present invention are capable
10 of formal property verification applicable to operations
executed by the CPU by extracting logic cones required
for logic equivalence verification from an object code
directly executed by the CPU.

The logic cone extraction apparatus and method
15 according to the present invention are capable of
automatic extraction of logic cones from an object code
compiled from a program description based on the
correspondence information which specifies the logic
cone extraction areas in the program description and the
20 signals to be extracted and compile information which
includes mapping information between the program
description and the object code.

BRIEF DESCRIPTION OF THE DRAWINGS

FQ5-607

20

Fig. 1 schematically shows a top-down design flow in conventional fashion;

Fig. 2 is a block diagram showing a conventional formal equivalence verification apparatus;

5 Fig. 3 is a block diagram showing a conventional formal property verification apparatus;

Fig. 4 is a block diagram showing the configuration of a first embodiment of the present invention;

10 Fig. 5 is an explanatory diagram of operations of the first embodiment of the present invention;

Fig. 6 is a flowchart showing operations of the first embodiment;

Fig. 7 is a flowchart showing operations of the first embodiment;

15 Fig. 8 is a flowchart showing operations of the first embodiment;

Fig. 9 illustrates a specific example of operations of the first embodiment;

20 Fig. 10 illustrates a specific example of operations of the first embodiment;

Fig. 11 illustrates a specific example of operations of the first embodiment;

Fig. 12 illustrates a specific example of operations of the first embodiment;

25 Fig. 13 illustrates a specific example of operations of the first embodiment;

FQ5-607

21

Fig. 14 illustrates a specific example of operations of the first embodiment;

Fig. 15 illustrates a specific example of operations of the first embodiment;

5 Fig. 16 illustrates a specific example of operations of the first embodiment;

Fig. 17 illustrates a specific example of operations of the first embodiment;

10 Fig. 18 illustrates a specific example of operations of the first embodiment;

Fig. 19 is a block diagram of the configuration of a second embodiment of the present invention;

Fig. 20 is a block diagram of the configuration of a third embodiment of the present invention; and

15 Fig. 21 is a flowchart showing operations of the third embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will now be described with reference to the accompanying drawings.

20 <First Embodiment>

Referring to Fig. 4, a logic verification system according to a first embodiment of the present invention

FQ5-607

22

includes a storage device 1 which stores information, a data processing device 2 which operates under programmed control and an output device 3 such as display device or printing device.

- 5 The data processing device 2 includes a compiler 21, object code logic cone extraction section 22, HDL description logic cone extraction section 23 and logic cone comparison section 24.

10 The storage device 1 stores in advance a compile library 11, a behavioral level description 12 represented in a programming language, correspondence information 13 and an RT level description 14 represented in HDL.

15 The behavioral level description 12 is generally manually written. C, C++, Java, SystemC and SpecC are used to write the behavioral level description 12. The compile library 11, required to compile the behavioral level description 12 into an object code and execute the object code on the CPU, may be, for example, a standard library of SystemC or other language, a library created
20 by the designer or a library supplied from the compiler manufacturer. The RT level description 14 may be, for example, created by behavioral synthesis phase or obtained by giving the behavioral level description 12 to a behavioral synthesis system. Or, the RT level
25 description 14 may be converted manually from the behavioral level description 12.

FQ5-607

23

The correspondence information 13 is given by the behavioral synthesis system or the designer in behavioral synthesis phase when the behavioral level description 12 is converted into the RT level description 14. The

5 correspondence information 13 contains information on pairs of fragments of descriptions to be compared and information on pairs of signals to be compared for each of the description pairs. Information on pairs of fragments of descriptions refers to information which

10 identifies fragments (or whole) of the behavioral level description 12 and the converted fragments (or whole) of the RT level description 14. For example, if behavioral level description includes fragments executed in one cycle in succession, the correspondence information

15 includes pairs of a behavioral fragment and a RT level fragment converted from the behavioral fragment in succession.

A description of this point is given with reference to Fig. 5. In the case where a certain fragment of

20 description A included in the behavioral level description 12 and a fragment of description B of the RT level description 14 which corresponds to the fragment of description A are compared, an information (A:B) - pair of information which identifies the fragment of

25 description A and information which identifies the fragment of description B - is set in the correspondence

FQ5-607

24

information 13. The fragment of description A has signals a1 and a2 while the fragment of description B signals b1 and b2, and when the pair of the a1 and the b1 and the pair of the a2 and the b2 are respectively compared, two
5 pieces of information - information on correspondence between the signals a1 and b1 (a1:b1) and information on correspondence between the signals a2 and b2 (a2:b2) - are set in the correspondence information 13 in accordance with the description A-B pair information
10 (A:B). To ensure accuracy in verification, it is preferable to comprehensively describe pairs of descriptions to be compared for equivalence and pairs of signals to be compared for equivalence for each of the description pairs in the correspondence information 13.

15 The compiler 21 generates a CPU-executable object code 15 and compile information 16 from the compile library 11 and the behavioral level description 12 and stores the object code 15 and the compile information 16 on the storage device. The compile information 16 is
20 supplied, for example, in a standard format such as ELF (executable and linking format). The compile information 16 contains mapping information between the behavioral level description 12 and the object code 15. The mapping information indicates which fragments of the behavioral
25 level description 12 corresponds to which fragments of the object code 15 and which signal in the behavioral \

FQ5-607

25

level description 12 corresponds to which variable in the object code 15.

A description of this point is given with reference to Fig. 5. When the fragment of description A of the behavioral level description 12 corresponds to an object code portion C of the object code 15, the compile information 16 contains information (A:C) to the effect that the fragment of description A corresponds to the object code portion C. When the signals a1 and a2 of the fragment of description A are represented respectively by variables c1 and c2 in the object code 15, the compile information 16 indicates information (a1:c1) on correspondence between the signal a1 and the variable c1 and information (a2:c2) on correspondence between the signal a2 and the variable c2.

The object code logic cone extraction section 22 loads the object code 15 and the compile information 16 from the storage device 1 and extract a logic cone (behavioral level logic cone 17) for each of the variables corresponding to signals to be compared in each of the fragments of description specified by the correspondence information 13. The behavioral level logic cones 17 thus extracted are stored on the storage device, 1.

A description of this point is given with reference to Fig. 5. The object code logic cone extraction section 22 recognizes the fragment of description A as one of the

FQ5-607

26

fragments of description to be compared and the signals
a1 and a2 in the fragment of description A as signals to
be compared by referencing the correspondence
information 13 and also recognizes the object code
5 portion C as a code portion corresponding to the fragment
of description A and the variables c1 and c2 as variables
corresponding to the signals a1 and a2 by referencing the
compile information 16. Then, the object code logic cone
extraction section 22 performs symbolic simulation of the
10 object code portion C as described later, extracts a logic
cone for the variable c1 and another for the variable c2
and stores the extracted logic cones on the storage device
1.

The HDL description logic cone extraction section
15 23 loads the RT level description 14 from the storage
device 1 and extracts logic cones (RT level logic cones
18) of signals specified by the correspondence
information 13 as signals to be compared. The RT level
logic cones 18 thus extracted are stored on the storage
20 device 1.

A description of this point is given with reference
to Fig. 5. The HDL description logic cone extraction
section 23 recognizes the fragment of description B as
one of the fragments of description to be compared and
25 the signals b1 and b2 in the fragment of description B
as signals to be compared by referencing the

FQ5-607

27

correspondence information 13, extracts a logic cone of the signal b1 and another of the signal b2 from the RT level description 14 in the same manner as before and stores the logic cones on the storage device 1.

5 The logic cone comparison section 24 selects pairs of signals to be compared for each of the fragments of description to be compared which are specified by the correspondence information 13 stored on the storage device 1, respectively extracts the logic cones 17 and
10 the logic cones 18 of the signals from the storage device 1 and judges whether the logic cones 17 and the logic cones 18 are logically equivalent. Then, the logic cone comparison section 24 outputs the judgment result from the output device 3.

15 A description of this point is given with reference to Fig. 5. The logic cone comparison section 24 recognizes the fragment of description A of the behavioral level description 12 and the fragment of description B of the RT level description 14 as a pair of fragments of
20 description to be compared and also recognizes the signals a1 and b1 and the signals a2 and b2 respectively included in the pair of the fragment of descriptions A and B as pairs of signals to be compared by referencing the correspondence information 13. The logic cone
25 comparison section 24 recognizes the fragment of description A of the behavioral level description 12 as

FQ5-607

28

a description corresponding to the object code portion C of the object code 15 and the signals a1 and a2 as signals corresponding to the variables c1 and c2. Then, the logic cone comparison section 24 extracts a logic cone of the variable c1 and another of the signal b1 from the storage device 1 and judges whether the logic cones are logically equivalent. The logic cone comparison section 24 also extracts a logic cone of the variable c2 and another of the signal b2 from the storage device 1 and judges whether the logic cones are logically equivalent.

Operations of the present embodiment will then be described in detail with reference to the drawings.

Referring to Fig. 6, in step A1, the logic cones 17 of signals to be compared are extracted from the object code 15 compiled from the behavioral level description 12. The step A1 will be described in detail later. In step A2, the logic cones 18 of signals to be compared are extracted from the RT level description 14. A pair of logic cones is extracted for each of the "pairs of signals to be compared" for each of the "pairs of fragments of description to be compared" which are specified by the correspondence information 13 and serves as a unit of comparison.

In step A3, a comparison of logical equivalence between corresponding signals to be compared is performed. Such steps are repeated as many times as the number of

FQ5-607

29

units of comparison. When all signals to be compared are found to be equivalent, a conclusion is reached that the object code 15 and the RT level description 14 are equivalent.

5 Referring to Fig. 7, the details of the step A1 are shown.

In step A11, the behavioral level description 12 is compiled into the CPU-executable object code 15 by the compiler 21. The step A11 may be omitted if the compiled
10 object code 15 is already available.

In step A12, the logic cones 17 of signals to be compared are extracted by performing symbolic simulation of the compiled object code 15.

Fig. 8 shows the details of the step A12.

15 In step A121, the symbolic simulation start point is found on the object code 15. The symbolic simulation start point is determined by referencing the correspondence information 13 and the compile information 16. More specifically, fragment of the
20 behavioral level description 12 is specified according to the "pairs of fragments of description to be compared" in the correspondence information 13. The compile information 16 indicates a start point on the object code 15 which corresponds to the start point of the fragment
25 of description, and the indicated point serves as the symbolic simulation start point. A description of this

FQ5-607

30

point is given with reference to Fig. 5. The fragment of description A of the behavioral level description 12 is recognized as one of the fragments of descriptions to be compared based on the correspondence information 13. The fragment of description A is recognized as the description corresponding to the object code portion C based on the compile information 16. The start point of the object code portion C is used as the symbolic simulation start point. The symbolic simulation endpoint which will be described later is the end point of the object code portion C.

In step A122, initial symbol values are mapped to the signals to be compared. The signals to be compared are indicated by the correspondence information 13 and the compile information 16. Symbol value refers to a variable represented as a symbol rather than as an actual value such as integer. A description of this point is given with reference to Fig. 5. The signals a1 and a2 are recognized as being included in the fragment of the description A of the behavioral level description 12 based on the correspondence information 13. The signals a1 and a2 are recognized as the signals corresponding to the variables c1 and c2 in the object code portion C based on the compile information 16. The variables c1 and c2 are respectively treated as signals to be compared, and initial symbol values are mapped to the signals.

FQ5-607

31

In step A123, symbolic simulation is performed one instruction at a time according to the definition of each of the instructions by tracing the object code 15 in orderly sequence starting with the symbolic simulation start point on the object code 15.

The object code 15 executed by the CPU is comprised of a combination of reading of values from storage elements such as memories and registers, operations performed on such values, writing of operation results to storage elements and changes to execution sequence such as conditional branching. When a symbol value is contained in a value used for operation, symbol value operation is performed. Symbol value operation refers to representation of operation result as an expression such as a function rather than actual operation, and this expression is also called a symbol value. In this case, when a value used for operation contains an immediate value, the immediate value is converted into its symbol value first before symbol value operation is performed.

The symbol value representing the operation result from symbol value operation is stored on a specified storage element. When a branching condition for conditional branching is a symbol value, the branching condition symbol value is stored and tracing continues for both cases, namely, with and without branching. When the branching condition is an immediate value, code tracing

FQ5-607

32

continues for only one of the cases depending on branching operation result. Tracing of the object code 15 continues until the symbolic simulation end point on the object code 15 is reached.

5 A symbol value is obtained in relation to the signal to be compared when the symbolic simulation end point is reached. The symbol value is more specifically a symbol value which represents the value of the signal to be compared, obtained as a result of symbolic simulation of
10 the object code 15 from the start to end points, with expression under initial symbol values of the signals to be compared which is set when symbolic simulation starts. The symbol value is comprised of an initial symbol value and a symbol value operation and changes into a
15 combinational logic formula when the initial symbol value and the symbol value operation are converted respectively into a circuit input variable and logic operation. A logic formula thus obtained is used as a logic cone (step A125).

 If there are several paths for reaching the symbolic
20 simulation end point as a result of branching, a logic formula is prepared for two values; a branching condition symbol value stored in advance and a symbol value obtained when the symbolic simulation end point is reached, thus combining these values into a single symbol value by a
25 multiplexer. Then, the symbol value is similarly converted into a logic formula and used as a logic cone.

FQ5-607

33

When the correspondence information 13 contains several fragments of description to be compared in relation to the behavioral level description 12, processings shown in Fig. 8 are performed for each of the
5 fragments of description.

Examples

Operations of the first embodiment will then be described using specific examples.

Referring to Fig. 9, an example of the behavioral
10 level description 12 written in programming language C is shown. This description designates that a function by the name of addition() is synthesized into a circuit by behavioral synthesis (line 11). The function addition() is described using variables a and b such that,
15 each time the function is called, the cumulative sum of a variable in0 is stored in a variable out0 (lines 12 to 18).

Referring to Fig. 10, an example of the RT level description 14 converted from the behavioral level
20 description 12 of Fig. 9 is shown. The function addition() in the behavioral level description 12 is implemented as a module by the name of addition (lines 1 to 13). The variable in0 is implemented as an input to the module (line 2). The variable out0 is implemented
25 as an output from the module (line 3). Operations of the function are implemented using two registers RG01 and

FQ5-607

34

RG02 (lines 10 and 11).

Referring to Fig. 12, an example of part of the correspondence information 13 is shown. The correspondence information 13 gives a correspondence relation between the variables in0, out0, a and b in the behavioral level description 12 and signals in0, out0, RG01 and RG02 in the RT level description 14. Separately the correspondence information 13 gives information to the effect that the function addition() has been synthesized through behavioral synthesis and that the function addition() has been implemented as the module by the name of addition.

It is assumed that the behavioral level description 12 in Fig. 9, the RT level description 14 in Fig. 10 and the correspondence information 13 are given.

The behavioral level description 12 is converted into the CPU-executable object code 15 by the compiler 21 (step A11 of Fig. 7).

Referring to Fig. 11, which shows an example of part of the object code 15, movl and addl respectively represent instructions executed by the CPU. The movl is an instruction designed to load the value from a specified address (first argument) in the memory space into a specified register (second argument). The addl is an instruction which adds the value in a specified register (first argument) and the value stored in a specified

FQ5-607

35

address (second argument) in the memory space and stores
the sum in the specified register (first argument). in0,
a, b and out0 are labels representing addresses in the
memory space. %eax represents a register provided in the
5 CPU.

Operations of the function addition() are
implemented by a series of instructions starting with the
label by the name of addition. Lines 2 and 3 allow the
values of the variables a and b to be added and the sum
10 to be stored in the variable b. Lines 4 and 5 allow the
value of the variable in0 to be stored in the variable
a. Lines 6 and 7 allow the value of the variable b to
be copied to the variable out0.

Referring to Fig. 13, an example of part of the
15 compile information 16 is shown. The compile
information 16 indicates that the variables in0, out0,
a and b in the behavioral level description 12 are stored
in similarly labeled addresses in the memory space in the
object code 15. Further, the compile information 16
20 separately indicates that the processings of the function
addition() correspond to those of the object code
illustrated in Fig. 11.

Next, the logic cones 17 are extracted from the
object code 15 in Fig. 11 (step A12 of Fig. 7). To extract
25 the logic cones 17, the symbolic simulation start point
is found first on the object code 15. The symbolic

FQ5-607

36

simulation start point is specified by the correspondence information 13 and the compile information 16. In the case of the object code illustrated in Fig. 11, the instruction following the label "addition" serves as the
5 symbolic simulation start point.

Next, initial symbol values are set in the variables to be subjected to symbolic simulation. In the case of the object code 15 illustrated in Fig. 11, the variables a, b, in0 and out0, which are specified by the
10 correspondence information 13 and the compile information 16, are subjected to symbolic simulation.

Referring to Fig. 14, an example of initial symbol value settings is shown. Initial symbol values a', b', in0' and out0' are mapped to addresses in the memory space
15 corresponding to the variables a, b, in0 and out0, respectively. In the example, a dash is added after each of the variables to represent the symbol values of the variables before simulation.

Symbolic simulation progresses as the object code
20 15 is traced in sequence (step A123 of Fig. 8).

Fig. 15 shows an example of how symbolic simulation is performed. After two instructions have been executed from the start point, the symbol value representing the value of the variable b changes into a symbol value "a' + b'" which represents the sum of the variables a and b.
25 Fig. 15 also shows that, at the symbolic simulation end

EQ5-607

37

point, the value of the variable a has changed into the symbol value in0' which represents the value of the variable in0 and that the values of the variables b and out0 have changed into the symbol value "a' + b'" which represents the sum of the variables a and b. These symbol values are used as logic cones (step A125 of Fig. 8). Fig. 16 illustrates examples of extracted logic cones.

The logic cones 18 are extracted next from the RT level description 14 (step A2 of Fig. 6). Fig. 17 illustrates examples of the logic cones 18 extracted from the RT level description 14.

Finally, equivalence is examined between the logic cones 17 and the logic cones 18 of corresponding signal pairs (step A3 of Fig. 6). By referring to Figs. 12 and 13, corresponding signal pairs are shown in Fig. 18. When the logic cones 17 and the logic cones 18 are equivalent for all pairs, a conclusion is reached that the object code 15 and the RT level description 14 are equivalent.

<Second Embodiment>

A second embodiment of the present invention will then be described in detail with reference to the drawings.

The second embodiment of the present invention differs from the first embodiment in that the RT level description is given in a programming language rather

FQ5-607

38

than in HDL.

Referring to Fig. 19, the second embodiment of the present invention differs from the first embodiment in that the second embodiment handles extraction of the RT level logic cones 18 from the RT level description 14 by a compiler 21A and an object code logic cone extraction section 22A rather than the HDL description logic cone extraction section 23 as shown in Fig. 4.

The compiler 21A generates a CPU-executable object code 1A and compile information 1B from the compile library 11A and the RT level description 14 given in a programming language and stores the CPU-executable object code 1A and the compile information 1B on the storage device 1. The compile information 1B describes a correspondence relation in respect of variables and program storage locations between the RT level description 14 and the object code 1A.

The object code logic cone extraction section 22A loads the object code 1A from the storage device 1 and extracts logic cones (RT level logic cones 18) of variables contained in the descriptions to be compared for each of such fragments of description by referencing the correspondence information 13 and the compile information 1B. Operations of the object code logic cone extraction section 22A are basically the same as those of the object code logic cone extraction section 22.

FQ5-607

39

In the second embodiment, similarly to the first embodiment, the logic cone comparison section 24 compares the operation level logic cones 17 and the RT level logic cones 18 for equivalence.

5 Advantages of the second embodiment will be described hereinbelow.

Use of a programming language for the RT level description allows simulation using a rich collection of libraries available in the programming language used.

10 In this case, demands are growing for behavioral synthesis systems producing an RT level description output in a programming language rather than in HDL. The present embodiment is capable of verifying equivalence between two given descriptions even if the RT level

15 description is given in a programming language rather than in HDL.

<Third Embodiment>

A third embodiment of the present invention will then be described in detail with reference to the

20 drawings.

The third embodiment of the present invention differs from the first embodiment in that the third embodiment proves whether given properties are met by a given program description rather than verifying

25 equivalence between two given descriptions.

FQ5-607

40

Referring to Fig. 20, the third embodiment of the present invention differs from the first embodiment in that the third embodiment comprises the model checking section 25 and performs formal property verification rather than formal equivalence verification.

In the third embodiment, similarly to the first embodiment, the compiler 21 and the object code logic cone extraction section 22 are also provided and the behavioral level logic cones 17 are extracted from the behavioral level description 12, the compile library 11 and the correspondence information 13.

The model checking section 25 is provided with the behavioral level logic cones 17 and properties 1C and enumerates sets of possible combinations of signals of the circuit (called states). When all sets of states are enumerated, the model checking section 25 checks whether these sets meet the given properties.

Referring to Fig. 21, operations of the third embodiment of the present invention are shown.

In step A31, the behavioral level description 12 written in a programming language is compiled into the CPU-executable object code 15 by the compiler 21.

In step A32, the logic cones 17 are extracted from the compiled object code 15.

In step A33, the model checking section 25 judges whether the behavioral level description 12 meets the

FQ5-607

41

given properties and outputs the judgment result to the output device 3. An existing technique such as those mentioned earlier can be used for the model checking section 25.

5 Advantages of the present embodiment will be described hereinbelow. The third embodiment is capable of verifying whether the behavioral level description 12 meets the given properties 1C even if the given properties 1C are those which must be met by the behavioral level
10 description 12 written in a programming language rather than those to be met by the RT level description.

While the embodiments and examples of the present invention have been set forth hereinabove, the present invention is not limited to such embodiments and examples,
15 but various additions and modifications could be made without departing from the scope and spirit of the present invention. The functionality of the logic verification system and the logic cone extraction apparatus of the present invention can be implemented not only in hardware
20 but also by a computer, logic verification program and logic cone extraction program. The logic verification program and the logic cone extraction program are supplied pre-recorded on a computer-readable medium such as magnetic disk or semiconductor memory, loaded into the
25 computer, for example, when the computer starts up and allows the computer to function as the logic verification

FQ5-607

42

system and the logic cone extraction apparatus in the foregoing embodiments by controlling the computer operations.

As set forth hereinabove, according to the present invention, equivalence can be verified between an RT level description and an object code compiled from an behavioral level description written in a programming language. This allows logic verification to ensure equivalence between an execution result of the behavioral level description by the CPU and an execution result of operations of the circuit obtained from behavioral synthesis.

Further, according to the present invention, formal property can be verified of an object code compiled from an behavioral level description written in a program description language.

Furthermore, according to the present invention, logic cones can be automatically extracted from an object code compiled from a program description for each of the variables in the object code corresponding to signals to be extracted which are specified by correspondence information and for each of the logic cone extraction areas specified by the correspondence information, based on the correspondence information and the compile information.